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Faculty : Engineering 
The development of the O .8- �m CMOS technology was carried out in Mimos 
Berhad and is considered to be the first in-house development to be done in 
Malaysia. In every technology development, characterization of the technology is 
always necessary to gauge its p erformance and reliability. This thesis is a result of 
such work and the emphasis of the characterization is the devices of O .8-�m CMOS 
technology. The main work of this thesis includes the effort taken to understand the 
technology, the design of test structures and the development of test methodology to 
qualify the O. 8-�m CMOS technology. The test structures design includes the p- n 
junction, MOS enhancement tr ansistor, thick oxide transistor and MOS cap acitor. 
The p-n junction was designed specifically to investigate the breakdown 
voltage of the source/drain of NMOS and PMOS, which is a very important 
parameter in determining the reliability of the devices . MOS enhancement transistor 
characteristics were examined in detail with the NMOS and PMOS test structures . 
Typ ical I-V characteristics and some important devi ce parameters were obtained 
from the I-V characterization. Two main issues, i .e .  threshold voltage variation an d  
off state leakage current were discussed in detail. Test methodologies for effective 
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channel length determination (LEFF ), Drain-Induced Barrier Lowering (Dffi L), 
punchthrough and G ate-Induced Drain Leakage (G IDL) are among the important 
ones that were developed. The isolation issues for the devices were addressed using 
the thick oxide transistors to obtain the high field threshold voltage (VTF). The VIP is 
used as a measure to show the absence of parasitic FET near the operating voltage of 
5 V. The conventional MOS capacitor was also included as one of the test structures 
due to its simplicity and enormous amount of information that can be obtained. A 
detail capacitance-voltage (C-V) characterization was carried out using the 
Simul taneous Feedback Charge technique. Analysis incl udes the extraction of doping 
profiles , interface trap density (Dit )  and some process information such as 
conductivity and gate oxide thickness (tox ) .  
The work has shown a tremendous effort being put to design test structures 
and characterize the O .8-llm CMOS devices. The test structures which designs are 
based on its predecessor, the 1 .0-llm CMOS technology test structures, have proven 
to be reliable and capable. Based on the result analysis, it shows that the O .8-llm 
CMOS devices have achieved a creditable performance and reliability. As a 
conclusion, this work have achieved its objective to design device test structures, 
develop the respective test methodology and to characterize the technology. 
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Abstrak tesis yang dikemukakan kepada Senat Universiti Putra Malaysia 
sebagai memenuhi keperluan untuk ijazah Master Sains 
P EN C IRIAN P E RANTI TEKNOLOGI O.8-).1m CMOS 
Oleh 
ROY KOOH .fINN CHY E  
Mei2000 
Pcngerusi : D r. Bambang Sunaryo Suparjo 
Fakulti : Kejuruteraan 
Pembangunan teknologi CMOS 0.8-�lm telah dijalankan di Mimos Berhad 
dan dipercayai adalah yang pertama di Malaysia. Pada kebiasaannya, untuk setiap 
pembangunan teknologi, pencirian adalah amat penting kerana ia diperlukan llntllk 
mengukur prestasi dan ketahanan sesllatu teknologi. Tesis ini adalah hasil kerja 
tersebut dan keutamaan pencirian adalah kepada peranti CMOS 0.8-�lm. Tujuan 
lltama tesis ini merangkumi usaha gigih yang diluangkan untuk memahami 
tekno\ogi, mereka struktur ujian peranti serta pembangunan metodologi ujian untuk 
melayakkan teknologi CMOS 0.8-).1m. Struktur ujian yang direka termasuk 
slmpangan p-n, transistor peningkatan MOS, transistor oxida tebal dan kapasitor 
MOS. 
Struktur ujian simpangan p-n telah direka khllSUS untuk menyiasat voltan 
jatllhan punca/salir bagi peranti NMOS dan PMOS. Parameter ini adalah amat 
penting dalam menentukan ketahanan peranti. Pencirian transistor peningkatan MOS 
telah dilakukan ke atas rekaan struktur ujian peranti NMOS dan PMOS. Ciri-ciri I-V 
yang tipikal beserta dengan beberapa parameter peranti yang penting telah diperolehi 
melalui pencirian arus-voltan (I-V). Dua isu, iaitu perubahan voltan ambang dan 
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kebocoran arus keadaan diam telah diperiksa dengan terperinci. Antara m et odologi 
ujian penting yang telah diketengahkan termasuklah penentuan panjang saluran 
efektif (LEFF), kesan penurunan rintangan aruhan parit (Dffi L), penembusan ar us dan 
kesan kebocoran parit akibat aruhan get (G IDL) . Isu pemencilan peranti telah 
disiasat dengan menggunakan rekaan transistor oxida tebal untuk mendapa tkan 
voltan ambang medan tinggi (VTF) . Voltan ambang medan tinggi ini adalah 
merupakan ukuran yang memberikan indikasi bahawa parasit FET tidak wujud pada 
voltan operasi 5 V. K apasitor MOS juga telah dipertimbangkan sebagai sal ah satu 
daripada struktur ujian disebabkan ia mudah serta mampu memberikan maklumat 
yang banyak. Pencirian jenis kapasitan-voI tan (C-V) yang berasaskan teknik timbal­
balas cas serentak tela h dila kukan ke atas struktur yang direka. Analisis yang 
dilakukan termasuklah untuk mendapatkan profil pendopan, ketumpatan perangkap 
antara muka (Dit) dan beberapa maklumat proses seperti konduktiviti dan ketebalan 
get oxida (tax). 
Pembangunan teknologi CMOS O .8-/.lm ini telah memperIihatk an usaha gigih 
diperuntukan untuk mereka struktur ujian peranti, membangunkan metodologi ujian 
serta pencirian teknologi. Rekaan struktur ujian peranti yang berteraskan teknologi 
CMOS 1 .0 -llm telah membuktikan bahawa ia adalah berkesan dan boleh diharapkan. 
Berdasarkan analisis keputusan yang diperolehi, teknologi CMOS O.8-/.l m  ini telah 
memperlihatkan potensi yang member angsangkan. Akhir sekali, boleh disimpulkan 
bahawa matlamat untuk mereka struktur ujian peranti, membangunkan metodologi 
ujian serta pencirian teknologi telah dicapai . 
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Development ofO.8-llm CMOS Technology 
The development of the 0. 8-ll m CMOS technology is the first to be initiated 
by Mimos Berhad in its bid to become a leading microelectronic center in Malaysia. 
The process flow of the technology development is as shown in Figure 1 . 1 . The 0.8-
Ilm CMOS technology development is based on the 1 .0- ll m  CMOS technology 
obtained from a technology transfer in 1 996. The origin of the technology is from the 
Fraunhofer Institute of Microelectronics and System, Germany. 
The 0. 8-ll m  CMOS technology development is a scaled down version of the 
1 .0-ll m  CMOS technology. The reason it is called a scaled down version is because 
the design rules are scaled linearly with different factor from the 1 .0-llm CMOS 
technology. The constant voltage approach is implemented to maintain the operating 
voltage of 5 V. Factors that contr ibute to the feasibility of the scaled design rules are 
the equipment capability, device design and process integration issues . In terms of 
equipment capability, it is not so much of a problem because all equipment in Mimos 
Berhad is capable of processing up to the 0.5-11 m  at minimum. So, the limiting factor 
would be the device design and process integration. As devices are being scaled 
1 
down, many processes need to be modified in order to maintain the long channel 
characteristics and also to at least maintain or increase the reliability of the devices .  
D evice design and process i ntegration remains as an i nteresting challenge to be 
solved. However, it will not be discussed here because it is not within the scope of 
the thesis . The focus of this thesis will be the design of device test structures and its 
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Fi gure 1 . 1: Process flow of the O .8-!lm CMOS technology developm ent. 
3 
Scaling of Design Rules 
D esign rules or layout rules ar e descri pti on for prepar ing the masks or reti cles 
used in the fabrication of integrated circuits (ICs). The rules serves as a necessary 
communication link between circuit designer and process engineer during the 
manufacturing phase. The main objective of the design rules is to obtain a design 
with optimum yi eld i n  as small an area as possible without compromising its 
reliability. Generally, design rules are a tradeoff between yield and performance. The 
more conservative the rules are, the more likely it is that the design will function but 
aggressive design rules will greatly enhance the performance of the design [ 1 ]. 
The challenge of present semiconductor trends would undoubtedly be the 
ability to increase the packi ng density of transistors . D ownward transistor scaling 
all ows an increase in circuit performance and packing density. The conventional 
scal ing law states that if the physical dimension of a transistor is decreased 
horizontally and vertically, all by a factor of S (a value less than 1)  and the operating 
voltage reduced by the factor of S2, then gate delay will reduce by the same factor S 
and power per gate transition reduce by the factor of S3 [2] .  
However, the conventional scaling law has not been always in favour because 
of cer tain constrai nts. The mai n one being the need to use the standar d operating 
voltages . The modified version of the scaling law is termed " constant voltage" 
scal ing. This approach shows that the transistor density and gate del ay can be 
improved without scaling the voltage but the disadvantage being the non-scalable of 
some device design parameters such a s  electric field, leakage current and others . 
4 
Nonetheless, with a cautious device design approach, the constant voltage scaling 
was undertaken to develop the 0.8-/lm CMOS technology design rules because of the 
desire to maintain the operating voltage of 5 V. 
Design Rules for O.8-/lm CMOS Technology 
The 0. 8-/lm CMOS technology design rules after a constant voltage scaling is 
implemented are given in Table 1.1 below. 
Table 1 .1: Design rules for 0.8-/lm CMOS technology. 
Description 
n+ (p+) to p (n)-well distance 
n+ and p+ width 
n+ to p+ distance 
Poly width 
Poly overlap on n+ and p+ 
n+ and p+ width 
Contact width 
Contact to contact distance 
Contact to poly distance 
Contact overlap on n+, p+, poly and metal 1 
Via width 
Via overlap on metal 1 and metal2 
Via to contact distance 
Metal 1 width 
Metal 1 distance 
Metal 2 width 
Metal 2 distance 
5 
Design Rule (/lm) 
2.4 
1.5 
1 . 3 
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Types of Test Structures 
In the development of the O.8-f..lm CMOS technology, there are basically six 
type of test structures in the test chip, MTI 1 (see Chapter 3), which are listed below: 
1 .  Structures for process monitoring such as capacitors, transistors and diodes for 
oxide and junction breakdown. 
2. Structures for the check of design rules such as minimum line width and metal 
pitch. 
3 .  Structures for yield and reliability test such as contact and via chains . 
4 .  Structures for extraction of model parameters such as transistors with varying 
width and length and sidewall capacitors. 
5. Structures for failure analysis such as diodes with varying perimeter to area ratio 
and number of contacts for examining the diode leakage current. 
6 .  Structures for non-electrical measurements such as optical and mechanical test. 
In this thesis, the focus will be on the design and characterization of device 
test structures for the verification of O.8-f..lm CMOS technology. Other test structures 
though important and complement the device test structures is not within the scope of 
this thesis. The test structures that will be discussed are listed below: 
• P-N Junction (Diode) 
• MOS Enhancement Transistors 
• Thick Oxide Transistor 
• MOS Capacitor 
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